- 您现在的位置：买卖IC网 > Sheet目录1220 > IP-FIR (Altera)IP FIR COMPILER
3–16
Chapter 3: Parameter Settings
Resource Estimates
Resource Estimates
The FIR Compiler automatically calculates and displays the estimated resources that
the filter will use in the Resource Estimates box of the Architecture Specification
section ( Parameterize FIR Compiler page).
The FIR Compiler provides the estimated size in embedded memory blocks, DSP
blocks, and logic cells. The Throughput box displays the number of clock cycles
required to compute the result ( Figure 3–10 ).
Figure 3–10. Resource Estimates
1
The resource usage estimate may differ from Quartus II resource usage by +/- 30%,
depending on which optimization method you use in the Quartus II software.
Additionally, the resource estimator is less accurate for small filters (500 logic cells or
less). For small filters, compile the design in the Quartus II software to obtain the
resource usage.
Filter Design Tips
This section provides some additional tips for using the FIR Compiler:
■
■
■
■
To prevent high-pass filters from rolling off near Nyquist, select an odd number of
taps.
You can import coefficients from the MATLAB software into the FIR Compiler via
a text file. Simply save your coefficients as fixed or floating-point numbers to an
ASCII file, one coefficient per line.
To make a quadrature phase shift keying (QPSK), quadrature amplitude
modulation (QAM), or phase shift keying (PSK) modulator or demodulator using
the FIR Compiler, create a multichannel filter by indicating two or more channels
on the input specification area.
A comb filter is a filter that has repetitive notches. You can make a comb filter by
first making a single-notch filter, and then using sub-sampling. The process of sub-
sampling reflects or mirrors the notches in the frequency domain at all frequencies
above Nyquist.
? May 2011 Altera Corporation
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
IP-NCO
IP NCO COMPILER
IP-NIOS
IP NIOS II MEGACORE
IP-PCI/MT64
IP PCI 64BIT MASTER/TARGET
IP-PCIE/8
IP PCI EXPRESS, X8
IP-POSPHY4
IP POS-PHY L4
IP-RIOPHY
IP RAPID I/O
IP-RLDRAMII
IP RLDRAM II CONTROLLER
IP-RSDEC
IP REED-SOLOMON DECODER
相关代理商/技术参数
IP-FIRII
功能描述:开发软件 FIR Compiler II MegaCore
RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPFLBPT2
制造商:Carlo Gavazzi 功能描述:IL 35MM MUSH P-P PL 22MM RED
IPG1-0-90
制造商:Sensata Technologies 功能描述:1 Pole
IPG1-1-41-203-90
制造商:Sensata Technologies 功能描述:1 Pole
IPG1-1-51-103-A-00-V
制造商:Sensata Technologies 功能描述:Circuit Breaker Magnetic 1Pole 10A 65VDC
IPG1-1-52-303-A-00-V
制造商:Sensata Technologies 功能描述:Circuit Breaker Magnetic 1Pole 30A 65VDC
IPG1-1-61-153-00-V
制造商:Airpax 功能描述:Circuit Breaker Magnetic Circuit Protectors 1Pole 15A 制造商:Sensata Technologies 功能描述:Circuit Breaker Magnetic Circuit Protectors 1Pole 15A
IPG1-1-61-153-90-V
制造商:Airpax 功能描述:Circuit Breaker Magnetic Circuit Protectors 1Pole 15A 制造商:Sensata Technologies 功能描述:Circuit Breaker Magnetic Circuit Protectors 1Pole 15A